IEEE P1500 – IEEE Approved Draft Standard Testability Method for Embedded Core-based Integrated Circuits
Revision Standard – Active – Draft.This standard defines a mechanism for the test of core designs within a system on chip (SoC). This mechanism constitutes a hardware architecture and leverages the core test language (CTL) to facilitate communication between core designers and core integrators.
